

PRODUCT/PROCESS CHANGE NOTIFICATION

PCN AMG/17/10392

Analog & MEMS Group (AMG)

New set of material in Amkor Philippines for TSSOP14 and TSSOP16 packages



WHAT:

Progressing on the activities related to quality continuous improvement, ST is glad to announce a new material set (molding compound) for products in TSSOP14 and TSSOP16 packages produced in Amkor Philippines.

Besides, we will introduce a new lead-frame (XDLF) with higher density in order to increase our production capacity and rationalize our production tool. This change implies the phase out of the Old Lead Frame Matrix (OMLF) and High Density Lead Frame (HDLF), and it has no impact on the internal lead-frame structure.

This PCN applies to Standard commercial products. Please find here below more information related to this change:

	Current process	Modified process	Comment
Material			
Diffusion location	No ch	nange	
Assembly location	Amkor P	hilippines	
Molding compound	SUMITOMO EME-G700K	Sumitomo G700LS	
Die attach	ABLEBO	ND 8290	
Leadframe	Copper OMLF/HDLF	Copper XDLF	Higher number of unit per leadframe during production
Wire	Gold		
Plating	S		
MSL	No ch		

Samples of vehicle tests are available now and other samples will be launched upon customer's requests. Please submit requests for samples within 30 days of this notification.

WHY:

The change of the molding compound (from Sumitomo G700K to Sumitomo G700LS) will improve our quality level and the higher density lead-frame will allow a greater efficiency and productivity.

HOW:

•The change affects molding compound and lead frame strip density. The qualification is based on representative Test vehicles, using internal ST rules for changes.

•To validate the change, dedicated engineering trials have been performed and reliability report is attached.

WHEN:

The estimated date for the first shipment is wk41 2017.



Marking and traceability:

Unless otherwise stated by customer's specific requirement, the traceability of the parts assembled with the new material set will be ensured by new internal sales type, date code and lot number.

The changes here reported will not affect the electrical, dimensional and thermal parameters keeping unchanged all the information reported on the relevant datasheets. There is -as well- no change in the packing process or in the standard delivery quantities.

Lack of acknowledgement of the PCN within 30 days will constitute acceptance of the change. After acknowledgement, lack of additional response within the 90 day period will constitute acceptance of the change (Jedec Standard No. 46-C).

Shipments may start earlier with the customer's written agreement.



Reliability Report TSSOP14- 16 material set change Amkor Philippines

Gener	al Information	Loca	ations
Product Line	<i>R365, R851, 0124, UP06, UP04</i> Hex bus buffer with 3-state out- puts, Single 8-channel analog	Wafer fab	ST Singapore Catania
Product Description	MUX/DEMUX, Quad op amp, DC-DC PWM ctrl+POE Inter- face, LED Display Driver <i>M74HC365PT</i> ,	Assembly plant	Amkor ATP1
P/N	M74HC305P1, M74HC4851PT, LM2902PT, SUP06, STAP08DP05XTTR	Reliability Lab	ST Catania, ST Grenoble,
Product Group	AMG		Casteletto
Product division	General Purpose Analog &RF, Industrial& Power Conversion		
Package	TSSOP16, TSSOP14, HTSSOP16		
Silicon Process technology	High speed CMOS, HCMOS4, BCD6S, BCD6		

Reference : REL.6088-146 W-17 : Reliability Evaluation Report Automotive Qualification Grade 1 Assy & TnF transfer from BOUSKOURA to AMKOR Package TSSOP16, T.V1.: M74HC4365, T.V2: M74HC4851

RR001917CS6080: Reliability UP06

REL-6088-127-W-17: Reliability report STAP08DP5XTTR

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1	APPLICABLE AND	REFERENCE DOCUMENTS	6
		UATION OVERVIEW	
	3.1 OBJECTIVES		6
	3.2 CONCLUSION .		6
4	DEVICE CHARACT	ERISTICS	7
	4.1 DEVICE DESCR	RIPTION	7
	4.2 CONSTRUCTIO	N NOTE	
5		SUMMARY	
	5.1 TEST VEHICLE		
		D RESULTS SUMMARY	
6			
	6.1 DEVICE DETAIL	S	
	6.2 TESTS DESCRI	IPTION	



1 APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits
0061692	Reliability tests and criteria for qualifications

2 GLOSSARY

DUT	Device Under Test
РСВ	Printed Circuit Board
SS	Sample Size

<u>3 RELIABILITY EVALUATION OVERVIEW</u>

3.1 **Objectives**

To qualify a new material set (molding compound sumitomo G700LS) for products in TSSOP14 and TSSOP16 package produced in Amkor Philippines.

3.2 Conclusion

Qualification Plan requirements will have to be fulfilled without issue. It is stressed that reliability tests have to show that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests have to demonstrate the ruggedness of the products and safe operation, which is consequently expected during their lifetime.




4 DEVICE CHARACTERISTICS

4.1 **Device description**

life.augmented

M74HC365

Hex bus buffer with 3-state outputs (non-inverting)



Features

- High-speed: t_{PD} = 10 ns (typ.) at V_{CC} = 6 V
- Low power dissipation: I_{CC} = 4 μA (max.) at T_A = 25 °C
- High noise immunity: V_{NIH} = V_{NIL} = 28 % V_{CC} (min)
- Symmetrical output impedance: |I_{OH}| = I_{OL} = 6 mA (min.)
- Balanced propagation delays: t_{PLH} ≅ t_{PHL}
- Wide operating voltage range: V_{CC} (opr) = 2 V to 6 V

Datasheet - production data

- Pin and function compatible with 74 series 365
- ESD performance
 - HBM: 2 kV
 - MM: 200 V
 - CDM: 1 kV

Description

The M74HC365 is an advanced high-speed CMOS hex bus buffer (3-state) fabricated with silicon gate C²MOS technology.

All six buffers are controlled by the combination of two enable inputs (G1 and G2). All outputs of these buffers are enabled only when both G1 and G2 inputs are held low. Under all other conditions these outputs are disabled in a high-impedance state.

The M74HC365 has non-inverting outputs.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.

Order code Temp. range		Package	Packing	Marking	
M74HC365RM13TR	-55 °C to 125 °C	S016		74HC365	
M74HC365YRM13TR ⁽¹⁾	-40 °C to 125 °C	SO16 (automotive grade)	Tape and reel	74HC365Y	
M74HC365TTR	-55 °C to 125 °C	TSSOP16	Tape and reel	HC365	
M74HC365YTTR ⁽¹⁾	-40 °C to 125 °C	TSSOP16 (automotive grade)		HC365Y	

Table 1. Device summary






M74HC4851

Single 8-channel analog MUX/DEMUX with injection current protection

Datasheet – production data



- Low power dissipation
 - I_{CC} = 2 μA (max.) at T_A = 25 °C
- Injection current protection
 - V_{ΔOUT} < 1 mV at V_{CC} = 5 V, I_{IN} \leq 1 mA
 - R_S≤3.9 kΩ
- "ON" resistance at T_A = 25 °C
 - 215 Ω typ. (V_{CC} = 3.0 V)
 - 160 Ω typ. (V_{CC} = 4.5 V)
 - 150 Ω typ. (V_{CC} = 6 V)
- Fast switching
 - t_{pd} = 8.6 ns (typ.) at T_A = 25 °C, V_{CC} = 4.5 V
- Wide operating supply voltage range
 V_{CC} = 2 V to 6 V
- High noise immunity
 - V_{NIH} = V_{NIL} = 28% V_{CC} (min.)
- Pin and function compatible with series 4051, 4851
- Latch-up performance exceeds 500 mA
 (JESD 17)
- ESD performance
 - HBM: 2000 V
 - MM: 200 V
 - CDM: 1000 V



Applications

- Automotive
- Computer
- Consumer
- Industrial

Description

The M74HC4851 device is a single 8-channel analog multiplexer/demultiplexer manufactured with silicon gate C²MOS technology.

It features injection current effect control which makes the device particularly suited for use in automotive applications where voltages in excess of normal logic voltages are common. The injection current effect control allows signals at disabled input channels to exceed the supply voltage range or go down to ground without affecting the signal of the enabled analog channel.

This eliminates the need for external dioderesistor networks typically used to keep the analog channel signals within the supply voltage range.

Table 1. Device summary

Order code	Temperature range	Package	Packaging	Marking
M74HC4851YRM13TR ⁽¹⁾	-40/+125 °C	SO-16 (automotive grade)	Tape and reel	74HC4851Y
M74HC4851RM13TR	-55/+125 °C	SO-16	Tape and reel	74HC4851
M74HC4851YTTR ⁽¹⁾	-40/+125 °C	TSSOP16 (automotive grade)	Tape and reel	HC4851Y
M74HC4851TTR	-55/+125 °C	TSSOP16	Tape and reel	HC4851






LM2902

Low-power quad operational amplifiers

Datasheet - production data



Description

This circuit consists of four independent, highgain operational amplifiers (op amps) which employ internal frequency compensation and are specifically designed for automotive and industrial control systems.

The device operates from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the lowpower supply current drain is independent from the power supply voltage magnitude.

Features

- Wide gain bandwidth: 1.3 MHz
- Input common-mode voltage range includes negative rail
- Large voltage gain: 100 dB
- Supply current per amplifier: 375 µA
- Low input bias current: 20 nA
- Low input offset current: 2 nA
- Wide power supply range:
 - Single supply: 3 V to 30 V
 - Dual supplies: ± 1.5 V to ± 15 V





STAP08DP05

Low voltage 8-bit constant current LED sink driver with output error detection for automotive applications

Datasheet - production data



Features

- AECQ100 qualification
- Low voltage power supply down to 3 V
- 8 constant current output channels
- Adjustable output current through external resistor
- Short and open output error detection
- Serial data IN/parallel data OUT
- Able to drive 3.3 V microcontroller
- Output current: 5-100 mA
- 30 MHz clock frequency
- Available in high thermal efficiency TSSOP exposed pad
- ESD protection 2.5 kV HBM

Applications

- Dashboard and infotainment backlighting
- Exterior/interior lighting
- DTRLs

Description

The STAP08DP05 is a monolithic, low voltage, low current power 8-bit shift register designed for LED panel displays. The STAP08DP05 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. In the output stage, eight regulated current sources are designed to provide 5-100 mA constant current to drive the LEDs.

The detection circuit checks 3 different conditions that can occur on the output line: short to GND, short to V_0 or open line. The data detection results are loaded in the shift register and shifted out via the serial line output.

STAP08DP05 detection functionality is implemented without increasing the pin number. Through a secondary function of the output enable and latch pin (DM1 and DM2 respectively), a dedicated logic sequence allows the device to enter or leave detection mode. Through an external resistor, users can adjust the output current of the STAP08DP05, thus controlling the light intensity of the LEDs. In addition, the user can adjust the intensity of the brightness of the LEDs from 0% to 100% through the OE/DM2 pin.

The STAP08DP05 guarantees a 20 V output driving capability, allowing users to connect more LEDs in series. The high clock frequency, 30 MHz, also satisfies the system requirement of high volume data transmission. The 3.3 V of voltage supply is very useful for applications that interface any microcontroller from 3.3 V. Compared with a standard TSSOP package, the TSSOP exposed pad increases the capability of heat dissipation by a factor of 2.5. Table 1, Device summary

Order code	Package	Packing		
STAP08DP5XTTR	TSSOP16 exposed-pad (Tape and reel)	2500 parts per reel		



4.2 Construction note

	P/NP/NP/NM74HC365YTTRM74HC4851YTTRLM2902YPT			P/N SUP06	P/N STAP08DP05XTTR			
Wafer/Die fab. infor- mation								
Wafer fab manufacturing location		ST Singapore		ST Ca	tania			
Technology	High Speed CMOS	HCMOS4	Bipolar	BCD6S	BCD6			
Die finishing back side	RAW SILICON	RAW SILICON	RAW SILICON	Cr/Ni/Au	Lapped Silicon			
Die size (microns)	1828 x 1476 µm	1300 x 1212 µm	1430 x 1360 µm	2346x2116 μm	1588 x 1058 micron			
Bond pad metallization layers	AlSi	AlSi	AlSiCu	AlCu	AlCu			
Passivation type	PVAPOX/NITRIDE	PSG + NITRIDE	P-VAPOX/NITRIDE	TEOS+SiN+Polyimide	TEOS/SiN/Polyimide			
Assembly information								
Assembly site			Amkor Philippines					
Package description	TSSO	DP16	TSSOP14	HTSS	OP16			
Molding compound			Sumitomo G700LS					
Frame material			Cu					
Die attach process			Epoxy Glue					
Die attach material			ABLEBOND 8290					
Wire bonding process			Thermosonic ball bondir	ıg				
Wires bonding materi- als/diameters	Au 1 mil Au 1.2mils Au 1 mil							
Lead finishing process			electroplating					
Lead finishing/bump sol- der material		Matte tin						



5 TESTS RESULTS SUMMARY

Test vehicle 5.1

Lot #	Process/ Package	Product Line	Comments
1	High speed CMOS/TSSOP16	R365	Assy lot 318860000
2	HCMOS4/TSSO16	R851	Assy lot 335234900
3	Bipolar / TSSOP14	0124	Assy lots A3L1630MS0474/ A3L1630MS0475/ A3L1630MS0476/
4	Bipolar / TSSOP14	0124	ASSY 1015 ASE 105010130474/ ASE 105010130470/ A3L1630MS0477/ A3L1630MS0478/ A3L1630MS0479
5	Bipolar / TSSOP14	0124	A3L103010130477/ A3L103010130476/ A3L103010130479
6	BCD6S/HTSSOP16	UP06	7B906226
7	BCD6S/HTSSOP16	UP06	7B918238
8	BCD6S/HTSSOP16	UP06	7B933263
9	BCD6S/HTSSOP16	UP06	7B617462
10	BCD6/HTSSOP16	UP04	ARI0*UP04ABA

5.2 Test plan and results summary

						Failure/SS					
Test	PC	Std ref.	Conditions	SS	Steps	Lot 1 R365	Lot 2 R851	Lot 3 0124	Lot 4 0124	Lot 5 0124	Note
					-			-			-
HTB/		JESD22			168 H	0/77	0/77	0/77	0/77	0/77	
HTOL	Ν	A-108	$Ta = 125^{\circ}C, BIAS$		500 H	0/77	0/77	0/77	0/77	0/77	
mol		11 100			1000 H	0/77	0/77	0/77	0/77	0/77	
					168 H	0/45	0/45	0/77	0/77	0/77	
HTSL	Ν	JESD22	$Ta = 150^{\circ}C$		500 H	0/45	0/45	0/77	0/77	0/77	
mol		A-103	14 100 0		1000 H	/045	0/45	0/77	0/77	0/77	
									<u> </u>		
Package	Orien	ted Tests		1	1	1		1	1	1	
РС		JESD22 A-113	Drying 24 H @ 125°C Store 168 H @ Ta=85°C Rh=85% Over Reflow @ Tpeak=260°C 3 times		Final	PASS	PASS	PASS	PASS	PASS	
AC	Y	JESD22 A-102	Pa=2Atm / Ta=121°C		96 H	0/77	0/77	0/77	0/77	0/77	
					100 cy	0/77	0/77	0/77	0/77	0/77	
тс	Y	JESD22	Ta = -65° C to 150° C		300 cy	0/77	0/77	0/77	0/77	0/77	
IC	I	A-104	$1a = -65^{\circ}C 10^{\circ}150^{\circ}C$		500 cy	0/77	0/77	0/77	0/77	0/77	
					1000cy			0/77	0/77	0/77	
		JESD22			168 H	0/77	0/77	0/77	0/77	0/77	
THB	Y	A-101	$Ta = 85^{\circ}C, RH = 85\%, BIAS$		500 H	0/77	0/77	0/77	0/77	0/77	
					1000 H	0/77	0/77	0/77	0/77	0/77	
Other Tes	ts										
ESD	N	AEC Q101-001, 002 and 005	CDM			0/3 (1kV)	0/3 (1kV)				



						Failure/SS					
Test	PC	Std ref.	Conditions	SS	Steps	Lot 6 UP06	Lot 7 UP06	Lot 8 UP06	Lot 9 UP06	Lot 10 UP04	Note
HTB/		JESD22			168 H	0/40	0/40	0/77		0/77	
HTOL	Ν	A-108	$Ta = 125^{\circ}C, BIAS$		500 H	0/40	0/40	0/77		0/77	
IIIOL		A-100			1000 H	0/40	0/40	0/77			
					168 H	0/77		0/77		0/45	
HTSL	Ν	JESD22	$Ta = 150^{\circ}C$		500 H	0/77		0/77		0/45	
IIISE	11	A-103	1a = 150 C		1000 H	0/77		0/77			
Package	Orien	ted Tests									
PC		JESD22 A-113	Drying 24 H @ 125°C Store 168 H @ Ta=85°C Rh=85% Over Reflow @ Tpeak=260°C 3 times		Final	PASS	PASS	PASS	PASS	PASS	
AC	Y	JESD22	Pa=2Atm / Ta=121°C		96 H	0/77		0/77		0/77	
AC	I	A-102	Pa=2Aun / Ta=121 C		168H	0/77		0/77		0/77	
					100 cy	0/77		0/77	0/77	0/77	
TC	Y	JESD22	Ta = -65° C to 150° C		300 cy	0/77		0/77	0/77	0/77	
iC	1	A-104	1a = -05 C to 150 C		500 cy	0/77		0/77	0/77		
					1000cy	0/77		0/77			
		JESD22			168 H	0/40	0/40	0/40	0/40	0/77	
THB	Y	A-101	Ta = 85°C, RH = 85%, BIAS		500 H	0/40	0/40	0/40	0/40	0/77	
		A-101			1000 H	0/40	0/40	0/40	0/40		
Other Tes	Other Tests										
		AEC Q101-									
ESD	N	001, 002 and 005	CDM			0/3 (500V)			0/3 (500V)	0/3 (500V)	




6 ANNEXES


6.1 Device details

6.1.1 Pin connection

R365




R851




(11) MUXDMU А 0 B (10) 8X 0 c (9) 2 INH. (6) G8 <u>∩ (1</u>3) <u>∩ (1</u>4) ∩ (15) 0 2 сом. (3) ∩ **(12)** 3 0...7 ∩ <u>(1</u>) 4 ∩ (5) 5 ∩ (2) 6 ∩ (4) 7 LC13020

0124

Pin connections









6.2 Tests Description

Test name	Description	Purpose	
Die Oriented			
HTOL High Temperature Operating Life HTB High Temperature Bias	The device is stressed in static or dynamic configuration, approaching the operative max. absolute ratings in terms of junction temperature and bias condition.	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. The typical failure modes are related to, silicon degradation, wire-bonds degradation, oxide faults.	
HTRB High Temperature Reverse Bias HTFB / HTGB High Temperature Forward (Gate) Bias	The device is stressed in static configura- tion, trying to satisfy as much as possible the following conditions: low power dissipation; max. supply voltage compatible with diffu- sion process and internal circuitry limita- tions;	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. To maximize the electrical field across either reverse-biased junctions or dielectric layers, in order to investigate the failure modes linked to mobile contamination, oxide ageing, layout sensitivity to surface effects.	
HTSL High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the pack- age materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds sol- der joint ageing, data retention faults, metal stress-voiding.	
ELFR Early Life Failure Rate	The device is stressed in biased conditions at the max junction temperature.	To evaluate the defects inducing failure in ear- ly life.	
Package Oriented			
PC Preconditioning	The device is submitted to a typical temper- ature profile used for surface mounting de- vices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensitivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.	
AC Auto Clave (Pres- sure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.	
TC Temperature Cy- cling	The device is submitted to cycled tempera- ture excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the dif- ferent thermal expansion of the materials inter- acting in the die-package system. Typical fail- ure modes are linked to metal displacement, dielectric cracking, molding compound delam- ination, wire-bonds failure, die-attach layer degradation.	



Report ID 2017-W26 -TSSOP14-16

Test name	Description	Purpose
TF / IOL Thermal Fatigue / Intermittent Oper- ating Life	The device is submitted to cycled tem- perature excursions generated by power cycles (ON/OFF) at T ambient.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materi- als interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds fail- ure, die-attach layer degradation.
THB Temperature Humid- ity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambi- ent temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.
Other	-	
ESD Electro Static Dis- charge	The device is submitted to a high voltage peak on all his pins simulating ESD stress according to different simulation models. CBM: Charged Device Model HBM: Human Body Model MM: Machine Model	To classify the device according to his suscep- tibility to damage or degradation by exposure to electrostatic discharge.
LU Latch-Up	The device is submitted to a direct current forced/sunk into the input/output pins. Re- moving the direct current no change in the supply current must be observed.	To verify the presence of bulk parasitic effect inducing latch-up.